Efficient semiconductor packaging facilitates formidable advantages in the electronics space, where, tackling hindrances in the process is crucial.
FREMONT, CA: Integrating multiple chipsets or application-specific integrated circuits (ASIC) and their memory at the connectivity management complexity of package complexities typically presses increased anxiety and uncertainty and may rise as a key factor for engineering teams. Leading-edge companies in the semiconductor space are acoustically adopting early planning and prototyping of their complex heterogeneous integrated services, inconsiderate of the substrate and interconnect technologies. Harnessing these co-designs aims to effectively optimise across the entire device or system assembly and is referred to as System Technology Co-Optimisation" (STCO).
Deploying 2.5D and 3D heterogeneously integrated designs that are disparate formats of data sources may open up a series of challenges. Introducing chipset solutions in the semiconductor packaging space further elevates the risk factors associated with these models due to the unlikely availability of data from multiple sources in a single common format. For instance, employing a critical chipset provider delivers a global data synchronisation (GDS) representation of the chipset and an Excel ball map. The silicon design produced from the semiconductor model is written in Verilog and leverages a mixture of library exchange format (LEF) or design exchange format (DEF), GDS, and comma-separated values (CSV) files.
Stay ahead of the industry with exclusive feature stories on the top companies, expert insights and the latest news delivered straight to your inbox. Subscribe today.
However, the pattern of bringing this variety of data and formats together by designers to manage a design’s connectivity remains a critical concern in the semiconductor space. Alongside this, required monitoring regarding reimplementation, redesign, and recapturing of design elements from their mere native formats adds in to further hindrances. This is where aggregating the data formats comes into play.
Substrate design teams often seek a solution to accurately aggregate data formats into a single, cohesive system representation and netlist. That is, the designing modules opt for a connectivity management solution with the capability to consume data from various sources and formats and present it accordingly. This source data is attentively imported into the connectivity management tool to export various pieces via an appropriate implementation tool. It aids in the effective addressing of analysis-related challenges like thermal, signal integrity, power integrity, IR drop, system-level layout versus schematics (LVS), and assembly checking. One testament to this procedure is a typical 2.5D interposer design, where the interposer is exported to a place-and-route tool and the package, likewise, to a design tool. Hence, the transformation of design aids in effectively updating the full system in semiconductor packaging, exporting a new and broad range of data for implementation. Wherein, deploying a golden netlist of the system ensures a clear sync between various parts of the module, in addition to enabling a separate platform to validate the capability and standard of the implementation procedure.